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I. INTRODUCTION
Accurate modeling of devices where the coupling of electronic and thermal transport is important, like many electronic and optoelectronic devices, micro-electro-mechanical systems (MEMS) or thermoelectric energy conversion devices, requires knowledge of the temperature dependent material parameters such as electrical resistivity q(T), thermal conductivity k(T), Seebeck coefficient S(T), and heat capacity C(T). Some of these devices may operate at high temperatures and in some, local temperatures can reach very high levels, like phase-change memories in which a small volume of material is repeatedly melted and re-solidified. 1 It is, therefore, important to characterize these material parameters across large temperature ranges.
The common method of measuring electrical resistivity of bulk and thin film materials is the four-point probe technique, 2 which eliminates the effect of non-ideal contacts. The principle behind thermal conductivity measurements is to provide a known heat flow through a material while maintaining and measuring a small temperature gradient. Although this technique is relatively easy to apply to macroscopic structures, measuring heat flows and temperature differences and accounting for heat losses at small scales become difficult. Several techniques have been developed in the past decades to measure thermal conductivity of thin films and nanowires.
The two most common techniques to determine the heat flow and temperature difference across a thin film or a stack of thin films are (1) the 3x technique 3, 4 in which Joule heating is generated in a metal strip on top of the sample by an ac signal of frequency x and temperature information is obtained from the third harmonic (3x) of the voltage readings on the metal strip, and (2) the time-domain thermoreflectance, 5, 6 a pump-probe technique in which a laser beam is used to heat the surface of the sample and a lower power laser beam is used to measure the surface temperature. More recently, thermal conductivity of nanowires suspended across nitride membranes (to minimize heat losses) is measured in vacuum by calculating the heat flow through the nanowires that is generated by micro-scale heaters on either side and measuring the temperature difference across the nanowires using the same heaters as resistance thermometers. 7 In all of these techniques, k(T) is obtained by achieving a small temperature gradient with local heating and varying the average temperature of the sample using a variable temperature chuck, which typically have maximum temperatures on the order of 300-400 C. Higher temperature measurements require special apparatus in furnaces in which achieving stable electrical and thermal contacts can be very challenging.
Tai et al. 8 reported a method for extracting in-plane k of suspended polycrystalline silicon (poly-Si) structures by self-heating the structures and using the unknown k as the only fitting parameter to match an approximated analytical I-V expression to the experimental I-V curve. The best fitting k is extracted as a constant value, although the average temperature along the wire reaches $260 K above room temperature. This work inspired the method of extraction of q(T) and k(T) we present here.
We extract q(T) and k(T) of nanocrystalline silicon (nc-Si) microwires self-heated to melt by matching simulated I-V characteristics to experimental I-V characteristics.
The simulated I-V characteristics are obtained using numerical modeling of the coupled electrical and thermal transport on the wires. A similar method was used by Pop et al. 9 to extract temperature dependent thermal conductance (up to $800 K) of a suspended single-wall carbon nanotube by matching modeled and measured I-V characteristics at different substrate temperatures.
In our extraction of q(T) and k(T) of silicon wires, two example cases are considered: (1) extraction of q(T) from highly doped p-type wires on silicon dioxide (referred to as wires on oxide or non-suspended wires) in which the heat losses are predominantly to the substrate and the self-heating characteristics depend mainly on q(T) of the wires and (2) extraction of both q(T) and k(T) from suspended highly doped n-type silicon wires in which the heat losses are predominantly through the wires and both q(T) and k(T) are important in the self-heating process. This technique allows for extraction of electrical resistivity and thermal conductivity up to very high temperatures (1690 K for Si) and temperature gradients ($1 K/nm) which is not possible, or very difficult to achieve otherwise.
II. EXPERIMENTAL DETAILS
The wires used in the experiments are fabricated by patterning highly doped nc-Si films using photolithography and reactive ion etching. The nc-Si films are deposited on thermally oxidized single-crystal silicon wafers (SiO 2 : $550-750 nm) in a low-pressure chemical vapor deposition (LPCVD) system at 580 C (n-type) or 560 C (p-type) with high in situ doping density (phosphorous or boron, $5 Â 10 20 cm À3 ). The room temperature resistivities of the films are measured as 20.5 mX cm (n-type) and 11.8 mX cm (p-type). The room temperature electron concentration and mobility for the n-type film are (6 6 2) Â 10 19 cm À3 and 4.4 6 1.5 cm 2 V À1 s À1 as obtained from Hall measurements, respectively. The dimensions of the wires used for this work vary from 4 to 15 lm in length and 0.8 to 1.5 lm in width. The n-type wires are released from the underlying silicon dioxide using buffered oxide etch, remaining anchored to the substrate by the two large contacts (referred to as suspended wires). Figure 1 shows a scanning electron microscopy (SEM) image of an as-fabricated p-type wire on oxide and the 3D structure drawn for the numerical modeling.
A sinusoidal signal with 1 kHz frequency and step-wise increasing amplitude is applied across a wire while measuring both current and voltage (Figure 2(a) ). These measurements are performed in air. The resistance of the wire decreases with increasing voltage/temperature owing to the negative temperature coefficient of resistivity (TCR) of these nc-Si films. 10 The wire is expected to start emitting visible light when the peak temperature (T Peak ) on the wire reaches $1100 K. 11 The current through the wire is expected to increase suddenly once the wire starts melting, since liquid Si is $2 orders of magnitude more conductive than solid state Si at melting temperature. 12 During self-heating, the hottest spot (T Peak location) shifts away from the wire center due to strong thermoelectric Thomson effect. 10 When a long duration dc voltage bias is used, this asymmetric heating causes significant asymmetric modification of the wires geometry which would hinder the comparison between experimental and simulated results. The use of an ac signal with increasing amplitude results in overall symmetric heating of either side of the wires and preservation of the wire geometry up to melting (Figure 2(b) ). The shift in the T Peak location due to thermoelectric effects is expected to impact the wire resistance only slightly; hence, thermoelectric effects are neglected in the simulations to eliminate the need for an additional unknown temperature dependent material parameter (Seebeck coefficient). The simulation results show that the wires reach steady state $1 ls under a constant voltage bias, 10 indicating that steady state is achieved on the wire for any voltage level of the 1 kHz ac signal. During the maximum ac voltage amplitude, a sudden increase in current is observed suggesting that the wire resistance decreases significantly due to onset of wire melting ( Figure 2) . 13 The next point shows no measurable current indicating wire breakage. Once the I-V characteristic of a wire is constructed from the V-t and I-t characteristics (Figure 2(a) ), the wire is modeled using COMSOL Multiphysics.
III. NUMERICAL MODELING
The modeled wires are drawn following the actual geometry of the wires used for the experiments (Figure 1(b) ). The electrical contacts are defined $7.5 lm or $50 lm away from the wire for non-suspended or suspended wires, respectively, to approximately replicate the probe locations during the experiments. For the simulations, sweeping the voltage across the wire (1 V/s) as a function of time is preferred over applying ac signals with increasing amplitude (as is done in the experiments) to reduce the time required for the iterative computation and analysis of the results. The crystalline silicon (x-Si) substrate is included in the simulated geometry to account for the heat losses to the substrate. The thickness of the x-Si layer is drawn to be 5 lm (even though its actual thickness is $500 lm) to avoid an excessively large number of mesh points for computation. The bottom surface of the x-Si layer and the surfaces of the electrical contacts are set to 300 K at all times. The current continuity (Eq. (1)) and heat transfer (Eq. (2)) equations are solved self-consistently in 0.1 s time steps to find the temperature (T) and voltage (V) throughout the 3D structures. Although the voltage sweep is slow enough for the wires to reach steady state for each time step, the transient heat equation is used since the voltage is varied over time to simulate a full I-V characteristic:
Here, J is the electrical current density; d is the mass density; and C P is the specific heat under constant pressure. 
) are used as provided in the COMSOL Multiphysics library.
The maximum diffusion current due to carrier density gradients (for both electrons and holes) created by the temperature gradient on the wire is calculated to be less than 10% of the drift current; 18 hence, the electrical current is assumed to be due to drift only to reduce computation complexity. Heat losses from the wires through convection and radiation are calculated to be very small compared to heat diffusion through conduction and are also neglected in the modeling. 18 
IV. EFFECTS OF ELECTRICAL RESISTIVITY AND THERMAL CONDUCTIVITY ON SELF-HEATING
The effect of q(T) and k(T) on the temperature distribution and resistance of the self-heated wires is illustrated using three different example cases of q(T) and k(T) functions for the simulations. Figure 3(a) shows the 3D structure drawn following the geometry and dimensions of a suspended wire used in the experiments. The wire is modeled using three pairs of q(T) and k(T) functions (Figure 3 ), and (iii) linearly decreasing q(T) (from 20 mX cm at 300 K to 5 mX cm at 1690 K) and linearly decreasing k(T) (from 50 W m À1 K À1 at 300 K to 10 W m À1 K À1 at 1690 K). Temperature and resulting resistivity profiles along the wire length for 9 V bias are shown in Figure 3 (c). The peak temperature on the wire is larger for decreasing q(T) (case ii) due to increased Joule heating. The peak temperature further increases for the same voltage bias when k(T) also decreases (case iii), owing to reduced heat loss through conduction towards the large nc-Si pads. Accordingly, the wire resistance for the given voltage bias is the lowest for case (iii). Figure 3(d) shows the current and the peak temperature on the wire as functions of the applied voltage.
Case (i) shows a linear I-V characteristic due to constant q(T) while cases (ii) and (iii) show nonlinear (curving-up) I-V characteristics due to decreasing q(T). The peak temperature, hence current, on the wire rises faster for case (iii), which brings the wire to melting temperature for a lower voltage bias (9.4 V) compared to the other cases (11.7 V for case (ii) and 12.7 V for case (i)). These example simulations illustrate how both q(T) and k(T) determine the temperature profiles hence the I-V characteristics, which enables extraction of these parameters and temperature profiles on the self-heated wires by matching experimental and simulated I-V curves.
V. EXTRACTION OF ELECTRICAL RESISTIVITY FOR SILICON WIRES ON OXIDE
Heat losses from wires on oxide are expected to be mainly towards the x-Si substrate through the silicon dioxide layer, rather than towards the contact pads through the wires. In this case, thermal conductivity of the wires is expected to affect self-heating of wire only slightly and an appropriate constant value for k can in principle be used to extract q(T). This assumption is tested by comparing the I-V curves simulated for different k values after extracting q(T). Thermal boundary resistance between the Si wire and underlying silicon dioxide is neglected in the simulations which would result in reduced heat flow to the substrate hence increased heating of the wire. Reduced heat flow to the substrate is considered by using a lower wire k (10 W m À1 K
À1
) with the extracted q(T), and is observed to affect the I-V characteristic only at very high wire temperatures.
The measured room temperature q is used as the starting point for the iterative extraction of q(T). An average k value of 30 W m À1 K À1 at room temperature is obtained from Ref. 19 and used as a constant value for modeling of the wires on oxide. For the first simulation, a constant value for q is used and the voltage sweep range is kept small, e.g., 0 to 1 V, so the wire reaches a peak temperature only slightly larger than room temperature, e.g., T Peak $ 400 K. This peak temperature becomes the next temperature step (T Step ) at which a new value of q needs to be assigned for the next simulation. The simulated I-V curve is compared to the experimental one and q(T Step ) is adjusted (decreased or increased) iteratively until simulated and experimental I-V curves match well (DI/I < 10% in this case) up to the corresponding voltage level. This process is repeated sequentially with an increased voltage sweep range to increase T Step by $50-100 K after each new value of q(T Step ) is assigned successfully. The extraction process is continued until the maximum experimental voltage level is reached in the simulations. q(T) of the p-type nc-Si film used for the fabrication of the wires on oxide was measured up to 650 K using a hot chuck and is compared to the extracted q-T curve ( Figure  4(a) ). Both measured and extracted q(T) curves show decreasing trend with increasing temperature; however, the extracted q(T) curve shows a slightly slower decrease with temperature. The difference between the two curves might be due to a slight mismatch between the location of the electrical contacts in experiments and simulations. Figure 4 (b) shows experimental I-V curves of two different wires on oxide with similar dimensions (L: 15 lm, W: 1.43 lm) together with the matched simulated I-V curve (for the q(T) extraction) using a constant k value of 30 W m À1 K
. The experimental I-V curves show similar trends up to high voltage levels; however, they split at high temperatures despite their similar dimensions, possibly due to different geometry changes (e.g., cracking, formation of voids) that happen close to melting (Figure 2(b) ). Plotted in the same graph are two additional simulated I-V curves using the extracted q(T) and two constant k values of 10 and 50 W m À1 K
. The simulated I-V curves using all three k values (10, 30, and 50 W m À1 K
) are identical up to very high voltage/temperature levels, verifying the The extracted q(T) is tested by modeling three other wires on oxide with different dimensions (using the same constant k of 30 W m À1 K À1 ) ( Figure 5 ). The simulation results for the three wires predict the general experimental I-V characteristics but slightly overestimate the voltage value at which melting starts for the longest wire (typically observed in experiments as a sudden increase in current followed soon after by wire breakage). The differences between the experimental and the simulated I-V curves at high temperatures are attributed to the effects not accounted for in the modeling such as temperature dependence of the wire k and SiO 2 k and q, or to physical changes such as cracks and voids, which become more significant as the temperature increases.
VI. EXTRACTION OF ELECTRICAL RESISTIVITY AND THERMAL CONDUCTIVITY FOR SUSPENDED SILICON WIRES
For the suspended silicon wires (Figure 6 ), the heat losses are predominantly toward the large contact pads through the wires, and the wire k becomes important. We extract k(T) in the temperature range for which measured q(T) is available (300-620 K for this case) by matching simulated to experimental I-V curves ( Figure 7 ) and extrapolate it up to melting temperature (1690 K). q(T) is extracted from 620 to 1690 K using the extrapolated k(T) (Figure 8) .
The simulated peak temperature on the suspended wire for the maximum experimental voltage is 1656 K which is close to the expected experimental value (1690 K, at which the wire partially melts and breaks). The match between the experimental and the simulated final peak temperature suggests that extrapolating the extracted k(T) (in 300-620 K) beyond 620 K is an acceptable assumption. If there were a mismatch of final experimental and simulated peak temperatures, the k(T) trend beyond 620 K could be adjusted to achieve a match.
Alternatively, if both non-suspended and suspended wires made of the same material were available, q(T) and k(T) could be extracted independently from different experimental I-V characteristics: q(T)could be extracted from a non-suspended wire I-V assuming a constant k and this q(T) could then be used to extract k(T)from a suspended wire I-V. Figure 8 shows the measured and extracted q(T) and the extracted and extrapolated k(T) for the entire temperature range. The extracted k(T) is compared to the values for bulk x-Si, 20 thin-film poly-Si, 19 and bulk nano-structured silicon (nb-Si). 21 The extracted k(T) is in between the values reported for highly doped (n $ 2 Â 10 20 cm
À3
) gate polycrystalline silicon (poly-Si) (t < 300 nm) at low temperatures, 19 and the extrapolated k(T) approaches the x-Si value at high temperatures. The modeling of the suspended wire is also performed using the same parameters ( Figure 8 ) and including thermoelectric effects and electrical diffusion current (neglected in the extraction process) showing $0.6 lm shift in the peak temperature (1646 K) location from the wire center and no significant differences between the simulated I-V curves.
The measured/extracted q(T) and extracted/extrapolated k(T) are tested by modeling a different suspended wire (L:4 lm, W: 840 nm) (Figure 9 ). The experimental and simulated I-V curves are in good agreement indicating the extracted temperature-dependent parameters are close to the actual ones. The simulated I-V curve suggests that the wire starts melting at 20 V, slightly lower than the experimental maximum applied voltage of 21.4 V at which the wire is expected to partially melt and disconnect. The sudden rise in current at melting that is observed for the wires on oxide is not seen for the suspended wires. The melting of the suspended wires is expected to start from a smaller segment due to the significant temperature variation along the wire length as opposed to sudden melting of whole wires on oxide due to more uniform temperature distribution (Figure 10 ). Moreover, for the suspended wires the electrical contacts are farther away from the wires ends ($50 lm compared to $7.5 lm for the wires on oxide) reducing the relative effect of melting on the overall resistance. Table I lists the experiments and simulations performed in this work for the extraction of q(T) from wires on oxide and extraction of q(T) and k(T) from suspended wires, and the summary of the results obtained.
VII. HEATING PROFILES OF NON-SUSPENDED AND SUSPENDED WIRES
Simulated heating profiles of non-suspended and suspended wires are compared using the extracted parameters. two highly doped poly-Si films 19 and nano-bulk Si. 21 The vertical dashed line indicates the maximum temperature at which the experimental resistivity is available and separates the regions where k(T) is extracted using experimental q(T) (left) and where q(T) is extracted using extrapolated k(T) (right). Figure 4 (a) and for the suspended wire used to extract q(T) and k(T) shown in Figure 8 . For the wire on oxide, temperature variation along wire length is small (Figures 10(a) and 10(b) ); however for the suspended wires, temperature varies significantly along the wire length (Figures 10(e) and 10(f)) and shows insignificant variation along the width and depth (Figure 10(g) ). On the other hand, temperature distribution along the wire depth is stronger for the wires on oxide (Figure 10(c) ). These temperature distributions result from heat flow mostly towards substrate for wires on oxide and towards the contact pads for the suspended wires (as assumed for the extraction of q(T) using a constant k for wires on oxide). The temperature variation along the width of the wires on oxide, hotter at the center and cooler towards the edges (Figure 10(b) ), is verified by many SEM images (Figure 10(d) ) showing more physical modifications along the central line of the wide wires. SEM images of the suspended wires after voltage sweep show a more intact geometry with physical changes confined around the wire center (Figure 10(h) ).
VIII. CONCLUSION
Temperature dependent electrical resistivity from highly doped p-type silicon wires on silicon dioxide and both electrical resistivity and thermal conductivity from suspended highly doped n-type silicon wires are extracted up to melting temperature (1690 K) by iterative matching of simulated and experimental current-voltage characteristics. The extraction process is tested by using the extracted parameters to model wires with different dimensions. The experimental and simulated I-V curves on these wires show good agreement up to high voltage and temperature levels, for both nonsuspended and suspended wires. The extracted electrical resistivity for wires on oxide is also in reasonable agreement with the measured values up to $650 K.
The small discrepancies between the experimental and the simulated results are attributed to the unknown exact location of the electrical contacts in the experiments and unaccounted physical effects in the simulations which are expected to become more important at high temperatures, such as temperature dependent physical parameters of silicon dioxide, thermal boundary resistances, or physical changes of the wires. The use of integrated metal contacts on the silicon pads for well-defined location of the electrical boundaries will improve the extraction process. Suspended wires are less susceptible to physical changes at high temperatures due to more confined hottest region and reduced mechanical stress. The use of suspended wires also eliminates the need for temperature dependent parameters of silicon dioxide or thermal boundary resistance in the modeling.
Experimental values for electrical resistivity and thermal conductivity can be used for the low temperature region, as available experimentally, and would lead to more accurate extraction of these parameters at the high temperatures (as shown in Sec. VI for extraction of thermal conductivity from suspended wires).
The iterative matching of experimental and simulated I-V characteristics is a time consuming process. An automated procedure in which the finite element simulations are integrated with an algorithm for the matching of the experimental and simulated characteristics can be used so that large sets of data (such as I-V curves from multiple wires) can be analyzed and finer voltage/temperature steps are taken in the simulations.
The method shown here can be applied to extract electrical resistivity and thermal conductivity up to very high temperatures of any micro/nano-scale structure, which can be TABLE I. Experiments (I-V characteristics and q(T)) and simulations performed in this work for the extraction of q(T) and k(T).
self-heated while preserving its geometry. The extracted parameters under these conditions will reflect any effects that may arise due to the large temperature gradients 22, 23 ($1 K/nm for the case presented here of silicon wires heated up to melting).
